Current Issue

July 2017, Volume 3, Number 1/2/3

Design and Analysis of Phase Locked Loop and Performance Parameters

Nilesh D. Patel1, Gunjankumar R. Modi2, Priyesh P. Gandhi2, Amisha P. Naik11Nirma University, India and 2L.C. Institute of Technology, India


October 2016, Volume 2, Number 4

A 2.4 GHZ Fully Integrated LC VCO Design Using 130 NM CMOS Technology
Gaurav Haramkar1, Rohita P. Patil1 and Renuka Andankar2, 1University of Pune, India and 2SM Technologies Pvt. Ltd, India

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s